See the source article by following the link below:
Material-Device-Circuit Co-optimization of 2D Material based FETs for Ultra-Scaled Technology Nodes (2 Nanometer transistors are possible)
Material-Device-Circuit Co-optimization of 2D Material based FETs for Ultra-Scaled Technology Nodes (2 Nanometer transistors are possible)
No comments:
Post a Comment